Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus error detection employing parity verification

Bus error detection employing parity verification

US Patent 4825438 · Granted Apr 25, 1989

Estimated economic value: $10,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-type fabric card networks and method of implementing same2001
Initialization of switching networks for use with a scalable coherent interface1998
Recirculation routes in switching networks used with scalable coherent interface1998
Detection of lost packets in switching networks used with scalable coherent inte1998
Allocation of node transmissions in switching networks used with scalable cohere1998
Identification of new and stale packets in switching networks used with scalable1998
Apparatus and method for residual error clock skew bound, and clocking therewith1996
Tightly coupled scientific processing system1990
Layered network1989
Versatile interconnection bus1988
Versatile interconnection bus1988
Versatile interconnection bus1988