Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Functional dividable multiplier array circuit for multiplication of full words or simultaneous multiplication of two half words

Functional dividable multiplier array circuit for multiplication of full words or simultaneous multiplication of two half words

US Patent 4825401 · Granted Apr 25, 1989

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit design apparatus, circuit design method, circuit design program and semi2003
Memory system and information processing system2000
Liquid crystal display panel1999
System for converting data in little endian to big endian and vice versa by reve1997
Multiport cache memory having read-only parts and read-write parts1997
Microprocessor with a function for three-dimensional graphic processing1993
Multiport cache memory control unit including a tag memory having plural address1993
Three dimensional graphic processing apparatus1992
Three-dimensional computer graphics apparatus with two-port memory for storing d1991
Semiconductor memory device with row and column word lines and row and column bi1990
Precharge-type carry chained adder circuit1989
Binary data identification circuit1988