Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › "Wired ""OR"" bus evaluator for logic simulation"

"Wired ""OR"" bus evaluator for logic simulation"

US Patent 4821173 · Granted Apr 11, 1989

Estimated economic value: $8,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cyclically controlled paper feeder with optical stack level control2011
Method and apparatus for testing digital channels in a wireless communication sy2005
Method for detecting ribosome inactivating proteins2005
Apparatus and method for performing forced registration of a mobile station afte2004
Method for testing the toxicity of chemicals using hyperactivated spermatozoa1996
Operational methods for a secure node in a computer network1996
Uniform interface for cryptographic services1991
Secure cryptographic processor arrangement1991
Secure cryptographic processor arrangement1991
Processor for simulating digital structures1986
Flexible mode DES system1981
DES Parity check system1981