Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Amplifier arrangement for an adaptive reduction of an unwanted d.c. offset in an input signal and an AM receiver using same

Amplifier arrangement for an adaptive reduction of an unwanted d.c. offset in an input signal and an AM receiver using same

US Patent 4816771 · Granted Mar 28, 1989

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Recursive bit-stream converter and a method for recursive bit-stream conversion2007
Method and arrangement for sample-rate conversion2006
Pipeline ad converter2005
Analog FIR-filter with &Sgr; &Dgr; modulator and delay line2004
Video rate D/A converter with sigma-delta modulator2001
Method for converting an analog input signal into a digital output signal an arr2001
Synchronous sigma delta modulator including a decision circuit using a polyphase2000
Analog to digital converter comprising an asynchronous sigma delta modulator and2000
Amplifier with improved output voltage swing1999
Sample rate converting filter1993
Directly mixing synchronous receiver1989
Clock generation in a transmission system having a strong bandwidth limitation1989