Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structured design method for generating a mesh power bus structure in high density layout of VLSI chips

Structured design method for generating a mesh power bus structure in high density layout of VLSI chips

US Patent 4811237 · Granted Mar 7, 1989

Estimated economic value: $7,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for performing and verifying data erasure2025
Method of neighbor embedding for OCR enhancement2015
Threshold-based load balancing printing system2014
Efficient banded hybrid rendering2014
Seed planter2011
Automated seed detection and planting synchronization apparatus, method and syst2011
Method of rendering graphic objects2010
Method for generating a display list2009
System and method for optimising halftoning printer performance2009
Method of modeling single data class from multi-class data2008
System and method for optimising halftoning printer performance2007
Method of determining active priorities2005