Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package

Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package

US Patent 4811202 · Granted Mar 7, 1989

Estimated economic value: $1,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pedometer method and apparatus2011
Memory interface with automatic delay state1986
Synchronizer circuit with dual input1985
Single chip processor connected to an external memory chip1985
Quadruply time-multiplex information bus1984