Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction issuing mechanism for processors with multiple functional units

Instruction issuing mechanism for processors with multiple functional units

US Patent 4807115 · Granted Feb 21, 1989

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine for processing interrupted out-of-order instructions1999
Idle time slot seizure and transmission facilities for loop communication system1983