Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock ripple reduction in a linear low dropout C/DMOS regulator

Clock ripple reduction in a linear low dropout C/DMOS regulator

US Patent 4803612 · Granted Feb 7, 1989

Estimated economic value: $8,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micropower gate charge pump for power MOSFETS1995
Micropower gate charge pump for power MOSFETS1993
Transient protected isolator output stage1991
Voltage multiplier compatible with a self-isolated C/DMOS process1989
Latching comparator with hysteresis1987
Quiescent current reduction in low dropout voltage regulators1986