Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of making a double heterojunction 3-D I.sup.2 L bipolar transistor with a Si/Ge superlattice

Process of making a double heterojunction 3-D I.sup.2 L bipolar transistor with a Si/Ge superlattice

US Patent 4771013 · Granted Sep 13, 1988

Estimated economic value: $5,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Blockchain tracking of carbon credits for materials with sequestered carbon2024
Process and manufacture of low-dimensional materials supporting both self-therma2023
Concurrent event detection for distributed rasterization processing in a printin2023
Composition and method for making picocrystalline artificial borane atoms2022
Composition and method for making picocrystalline artificial borane atoms2018
Method of inductively contacting semiconductor regions1992
Multilayer semi-insulating film for hermetic wafer passivation and method for ma1990
Composition double heterojunction transistor1988
Method of making a semimetal semiconductor contact1988
Method of making a heterojunction bipolar transistor with SIPOS1988
Passivated dual dielectric gate system and method for fabricating same1987
Process for making a buried conductor by fusing two wafers1987