Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor chip packages having solder layers of enhanced durability

Semiconductor chip packages having solder layers of enhanced durability

US Patent 4769744 · Granted Sep 6, 1988

Estimated economic value: $11,858,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct bonding of copper to aluminum nitride substrates1995
High density interconnect multi-chip modules including embedded distributed powe1995
Wafer level integration and testing1994
Hermetically sealed packaged electronic system1994
Direct thermocompression bonding for thin electronic power chips1994
Integrated heat sink having a sinuous fluid channel for the thermal dissipation 1994
Moisture-proof electrical circuit high density interconnect module and method fo1994
Hermetic package and packaged semiconductor chip having closely spaced leads ext1993
Method for forming semiconductor electrical contacts using metal foil and thermo1993
Direct thermocompression bonding for thin electronic power chips1993
Hermetic package and packaged semiconductor chip having closely spaced leads ext1992
Batch assembly of high density hermetic packages for power semiconductor chips1992