Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization arrangement for time multiplexed data scanning circuitry

Synchronization arrangement for time multiplexed data scanning circuitry

US Patent 4740960 · Granted Apr 26, 1988

Estimated economic value: $16,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Telescoping flush handle for lift and slide doors2022
Idle reduction system2019
Method of bit rate adaption using the ECMA 102 protocol1993
Method of bit rate de-adaption using the ECMA 102 protocol1993
Simultaneous voice and data system using the existing two-wire inter-face1993
Network independent clocking circuit which allows a synchronous master to be con1992
Test point adapter for chip carrier sockets1989
Additive PCM speaker circuit for a time shared conference arrangement1989
Method for generating additive combinations of PCM voice samples1988
Synchronization circuitry for duplex digital span equipment1988
Frame checking arrangement for duplex time multiplexed reframing circuitry1988
Circuit for duplex synchronization of asynchronous signals1986