Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Readout circuit for dual-gate CID imagers with charge sharing corrected for subtractive error

Readout circuit for dual-gate CID imagers with charge sharing corrected for subtractive error

US Patent 4734583 · Granted Mar 29, 1988

Estimated economic value: $19,898,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Edge-coupled semiconductor photodetector2019
Method and system for displaying animation with an embedded system graphics API2012
Method and system for displaying animation with an embedded system graphics API2011
End-user configurable digital versatile disk menus and methods for generating th2010
Recovery of real-time video data after power loss2006
Apparatus and method for Z-buffer compression2002
Screen assembly1990
Multiple channel readout circuit optimized for a cryogenically operated IR senso1989
Push-pull readout of dual gate CID arrays1989
Push-pull readout of dual gate CID arrays1989
Integration time control for a radiation sensitive charge injection device1988
Integration time control for a radiation sensitive charge injection device1988