Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a twin tub CMOS device

Method of fabricating a twin tub CMOS device

US Patent 4707455 · Granted Nov 17, 1987

Estimated economic value: $20,561,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Edge protection process for semiconductor device fabrication2007
CMOS integrated circuit architecture incorporating deep implanted emitter region2002
Method for making an anti-fuse2002
Silicon corner rounding by ion implantation for shallow trench isolation2001
High temperature transistor with reduced risk of electromigration and differentl2000
Radiation hardened dielectric for EEPROM2000
Integrated environmental energy extractor2000
Thermal processor for semiconductor wafers2000
Method for forming complementary wells and self-aligned trench with a single mas1999
Self-aligned power field effect transistor in silicon carbide1999
Self-aligned transistor device including a patterned refracting dielectric layer1998
Radiation hardened dielectric for EEPROM1998