Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dummy load controlled multilevel logic single clock logic circuit

Dummy load controlled multilevel logic single clock logic circuit

US Patent 4700088 · Granted Oct 13, 1987

Estimated economic value: $4,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wireless computing device having an application and wireless subsystem and metho2008
Portable processing system with always on, always connected capability2003
Function coprocessor1998
Level sensitive latch stage1987
Digital multiplication circuit for use in a microprocessor1987
Data processing system integrated circuit having modular memory add-on capacity1984
CMOS Integrated circuit device1984
Turn-off-processor between keystrokes1983
N-Channel silicon gate virtual ground ROM1982
Method of making CMOS device allowing three-level interconnects1982
Method of making CMOS integrated circuit device1981
Three level interconnect process for manufacture of integrated circuit devices1981