Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making tri-well CMOS by self-aligned process

Method of making tri-well CMOS by self-aligned process

US Patent 4697332 · Granted Oct 6, 1987

Estimated economic value: $4,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thin oxide fuse1988
Isolation for high density integrated circuits1987
Method for fabricating MOS device with self-aligned contacts1985
Late mask process for programming read only memories1985
Method for fabricating MOS device with self-aligned contacts1984
Isolation for high density integrated circuits1984
Isolation for high density integrated circuits1984
Mask diffusion process for forming Zener diode or complementary field effect tra1984