Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read complete test technique for memory arrays

Read complete test technique for memory arrays

US Patent 4689772 · Granted Aug 25, 1987

Estimated economic value: $31,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Management system for a conversational system2015
Management system for a conversational system2011
Circuits, systems, and methods for a voltage controlled oscillator with coarse, 2009
Circuits and methods for a ring oscillator with adjustable delay and/or resonato2008
High speed driver for serial communications2007
Method and system for filtering messages based on a user profile and an informat2004
Method and system of auxiliary illumination for enhancing a scene during a multi2003
All-node switch-an unclocked, unbuffered, asynchronous switching apparatus2001
Multi-view imaging apparatus1999
Packaged electronic module and integral sensor array1999
Low profile semiconductor die carrier1998
Semiconductor die carrier having a dielectric epoxy between adjacent leads1998