Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test apparatus for testing a multilevel cache system with graceful degradation capability

Test apparatus for testing a multilevel cache system with graceful degradation capability

US Patent 4686621 · Granted Aug 11, 1987

Estimated economic value: $4,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for access fairness for a multiple target bridge/router in2013
Bridge apparatus and methods for coupling multiple non-fibre channel devices to 2012
Apparatus and method for providing more effective reiterations of interrupt requ1997
On-board diagnostic testing1996
Power-on sequencing apparatus for initializing and testing a system processing u1996
Fast synchronization of asynchronous signals with a synchronous system1996
Bus interface state machines with independent access to memory, processor and re1995
Programmable system bus priority network1995
Apparatus and method for providing more effective reiterations of processing tas1995
Data processing system having a bus command generated by one subsystem on behalf1995
Means for providing a graceful power shut-down capability in a multiprocessor sy1994
Bus controller having state machine for translating commands and controlling acc1994