Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed, low-power nibble mode circuitry for dynamic memory

High speed, low-power nibble mode circuitry for dynamic memory

US Patent 4685089 · Granted Aug 4, 1987

Estimated economic value: $3,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gas-mixing power systems and methods for operating power systems2024
Apparatuses and methods for address detection2022
Apparatuses and methods for address detection2020
Method and system to reduce electromagnetic radiation from semiconductor devices2010
Method of controlling slope and dead time in an integrated output buffer with in2007
Asynchronous interface circuit and method for a pseudo-static memory device2006
Microelectronic device assemblies having a shielded input and methods for manufa2004
Asynchronous interface circuit and method for a pseudo-static memory device2004
Microelectronic device assemblies having a shielded input and methods for manufa2003
Multiplexed noisy-quiet power busing for improved area efficiencies and pause pe2001
High-speed memory arranged for operating synchronously with a microprocessor2000
Internal clock multiplication for test time reduction2000