{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Two-speed clock scheme for co-processors", "item": "https://www.patentleaderboard.com/patent/4677433"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-speed clock scheme for co-processors

Two-speed clock scheme for co-processors

US Patent 4677433 · Granted Jun 30, 1987

Estimated economic value: $1,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced system, method and medium for certifying and accrediting requirements c2008
System, method and medium for certifying and accrediting requirements compliance2006
Enhanced system, method and medium for certifying and accrediting requirements c2006
Enhanced system, method and medium for certifying and accrediting requirements c2005
System, method and medium for certifying and accrediting requirements compliance2005
Programmable bus2003
Methods and apparatuses for managing multiple direct memory access channels2002
System for managing multiple DMA connections between a peripheral device and a m2000
Method and apparatus for emulating a frequency modulation device2000
Method and apparatus for accomplishing Z-buffering by prediction1993
Hardwired pipeline processor for logic simulation1990
Multiple processor accelerator for logic simulation1989