Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming high yield epitaxial wafers

Method for forming high yield epitaxial wafers

US Patent 4659400 · Granted Apr 21, 1987

Estimated economic value: $9,060,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-voltage punch-through bi-directional transient-voltage suppression devices a2003
Low-voltage punch-through bi-directional transient-voltage suppression devices a2003
Low-voltage punch-through bi-directional transient-voltage suppression devices2002
Low-voltage punch-through bi-directional transient-voltage suppression devices2002
Semiconductor chips having a mesa structure provided by sawing1999
High voltage silicon diode with optimum placement of silicon-germanium layers1997
Method for fabricating a multilayer epitaxial structure1995
Low cost method of fabricating epitaxial semiconductor devices1994
Method for fabricating a multilayer epitaxial structure1994