Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Back biased CMOS device with means for eliminating latchup

Back biased CMOS device with means for eliminating latchup

US Patent 4647956 · Granted Mar 3, 1987

Estimated economic value: $4,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of manufacturing a dielectric layer for a silicon-oxide-nitride-oxide-sil2004
Semiconductor device having silicon-rich layer and method of manufacturing such 2004
Silicon-oxide-nitride-oxide-semiconductor (SONOS) type memory cell and method fo2001
Memory array bitline timing circuit2001
Method and apparatus for self-resetting logic circuitry1999
Shift-register based row select circuit with redundancy for a FIFO memory1998
BiCMOS output driver1995
BiCMOS output driver1994
Translator circuit for converting ECL type signals to TTL type signals1991
Clamped sense amplifier1990
Fast EPROM programmable logic array cell1989
Method of forming a MOSFET with both improved breakdown resistance and less hot-1985