Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Priority arbitration logic for a multi-master bus system

Priority arbitration logic for a multi-master bus system

US Patent 4639859 · Granted Jan 27, 1987

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in-self-test circuitry for testing a phase locked loop circuit2001
Multiple byte serial data transfer protocol1987
Clock synchronization circuit for a computer timer1987
Universal interface circuit for microprocessor peripherals1987
Switchable oscillator circuit1986
Implementation of instruction for a branch which can cross one page boundary1984
Circuit and method for duty cycle control1982