Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimal logic synchronous up/down counter implementations for CMOS

Minimal logic synchronous up/down counter implementations for CMOS

US Patent 4611337 · Granted Sep 9, 1986

Estimated economic value: $8,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Grounding arrangement for a voltage source converter2022
Dynamic channel selection in a cellular communication system2000
Apparatus and method for preserving coverage in an overlapping coverage area1996
Dual-mode booster system1996
Cell extender with timing alignment for use in time division multiple-access and1996
Apparatus and a method of allowing private cellular operation within an existing1995
Multi-donor booster operation and system1993
System and method for switching between antennas in a radio frequency booster1992
Repeater with feedback oscillation control1992
Booster diversity receiving system usable with cellular booster1991
Microcomputer housing and ventilation arrangement1991
Power supply system1990