Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a CMOS circuit having a reduced tendency to latch by controlling the band-gap of source and drain regions

Method for making a CMOS circuit having a reduced tendency to latch by controlling the band-gap of source and drain regions

US Patent 4603471 · Granted Aug 5, 1986

Estimated economic value: $7,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FFT-DRAM2024
FFT-dram2022
Fluctuation resistant FinFET2017
Reduced variation MOSFET using a drain-extension-last process2016
Apparatus and method for improved leakage current of silicon on insulator transi2012
Method for reducing leakage current and increasing drive current in a metal-oxid2011
Method and apparatus for dynamic threshold voltage control of MOS transistors in2011
Apparatus for using a well current source to effect a dynamic threshold voltage 2011
Apparatus and method for improving drive-strength and leakage of deep submicron 2010
Gate defined Schottky diode2009
Cobalt silicide schottky diode on isolated well2009
Mask programmable read-only memory (ROM) cell2004