Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully scan-set testable embedded edge-triggered dual D and J-K flip-flops through testing as inverter strings

Fully scan-set testable embedded edge-triggered dual D and J-K flip-flops through testing as inverter strings

US Patent 4588944 · Granted May 13, 1986

Estimated economic value: $15,708,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Precision delay circuit1998
Method of fabricating IC chips with equation estimated peak crosstalk voltages b1997
Integrated circuit memory having high speed and low power by selectively couplin1997
Method of fabricating IC chips with equation estimated statistical crosstalk vol1996
Method of fabricating IC chips with table look-up estimated crosstalk voltages b1996
Integrated circuit die having a power distribution system for at least ten-thous1993
Apparatus for correction of memory errors1981