{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory correction scheme using spare arrays", "item": "https://www.patentleaderboard.com/patent/4584681"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory correction scheme using spare arrays

Memory correction scheme using spare arrays

US Patent 4584681 · Granted Apr 22, 1986

Estimated economic value: $31,730,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for access control2020
Methods, systems and devices for access control2019
Method and apparatus for memory with embedded processor2005
Method and system for detecting a hard failure in a memory array2004
Fault tolerant memory system utilizing memory arrays with hard error detection2004
High performance fault tolerant memory system utilizing greater than four-bit da2004
Memory array system2004
High-speed radix 100 parallel adder2003
System and method for efficiently storing compressed data on a hard disk drive2002
System and method for storing compressed and uncompressed data on a hard disk dr2002
Data caching with a partially compressed cache2001
Method and apparatus for managing linear address mapped storage under selective 2001