Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel-input/serial output CCD register with clocking noise cancellation, as for use in solid-state imagers

Parallel-input/serial output CCD register with clocking noise cancellation, as for use in solid-state imagers

US Patent 4584609 · Granted Apr 22, 1986

Estimated economic value: $3,816,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solderless wire connector2025
Foam seal frame corner joint and method of manufacture2009
Towing apparatus2002
Towing apparatus2001
Towing apparatus2000
Metal/composite1999
Method for forming a composite structure1999
Compression of the dynamic range of video signals1985
Food container/holder1984
Quantized video signal level interpolator1983