Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › TTL to CMOS input buffer circuit for minimizing power consumption

TTL to CMOS input buffer circuit for minimizing power consumption

US Patent 4584491 · Granted Apr 22, 1986

Estimated economic value: $2,383,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices and memory reading methods2001
Reducing acoustic feedback with digital modulation2001
Comparators and comparison methods2001
Process control monitoring system and method therefor1998
Low skew CMOS clock divider1993
Logic level shifter for 3 volt CMOS to 5 volt CMOS or TTL1993
Self-configuring clock interface circuit1991
Start-up circuit for low power MOS crystal oscillator1990
High voltage detection circuit1987
MOS current limiting output circuit1986
Analog switch structure having low leakage current1985
Voltage generator circuit having compensation for process and temperature variat1984