Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for self-aligned buried layer, channel-stop, and isolation

Process for self-aligned buried layer, channel-stop, and isolation

US Patent 4574469 · Granted Mar 11, 1986

Estimated economic value: $5,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit including a switching element, a rectifying element, and a charge storag2015
Semiconductor component2011
Semiconductor component and method of manufacture2010
Process for forming a semiconductor device2000
Merged complementary bipolar and MOS means and method1992
Fusible link with built-in redundancy1991
Integrated pin photo-detector1990
Integrated pin photo-detector1990
Integrated pin photo-detector method1989
Integrated pin photo-detector method1989
Merged complementary bipolar and MOS means and method1989
EPI defect reduction using rapid thermal annealing1988