Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock divider circuit incorporating a J-K flip-flop as the count logic decoding means in the feedback loop

Clock divider circuit incorporating a J-K flip-flop as the count logic decoding means in the feedback loop

US Patent 4574385 · Granted Mar 4, 1986

Estimated economic value: $4,246,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pivotal arm lift for television display2002
Projector ceiling lift1994
Projector ceiling lift1993
Continuous process for the separation of a partially water soluble component fro1991
Channel looping apparatus for failure analysis1986
Method of and apparatus for checking datapath failure in a communication muldem1986
PCM data translating apparatus1986
Error detection apparatus for data dependent coding circuitry1986
Apparatus for providing loopback of signals where the signals being looped back 1985
Drop and insert channel bank with reduced channel units1984
Synchronous coupling of framed data in digital transmission1983
Non-buffered loop-timed channel bank1983