Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of an electronic vernier for evaluation of alignment in semiconductor processing

Use of an electronic vernier for evaluation of alignment in semiconductor processing

US Patent 4566193 · Granted Jan 28, 1986

Estimated economic value: $11,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having an airbridge and method of fabricating the same2018
Essential oil extraction apparatus2016
Semiconductor device having an airbridge and method of fabricating the same2015
Free-standing nanowire method for detecting an analyte in a fluid2010
Trace design to minimize electromigration damage to solder bumps2007
Routing design to minimize electromigration damage to solder bumps2007
Free-standing nanowire sensor and method for detecting an analyte in a fluid2007
Nanometer-scale semiconductor devices and method of making2004
Radiation detection apparatus1999
Inkjet printhead alignment via measurement and entry1998
Method and apparatus for ink drop trajectory control1998
PWA inkjet printer element with resident memory1998