Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of making dual well CMOS semiconductor structure with aligned field-dopings using single masking step

Process of making dual well CMOS semiconductor structure with aligned field-dopings using single masking step

US Patent 4558508 · Granted Dec 17, 1985

Estimated economic value: $34,506,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory arrays, ferroelectric transistors, and methods of reading and writing rel2025
Ferroelectric devices and ferroelectric memory cells2024
Devices comprising crystalline materials2024
Electronic devices including a seed region and magnetic regions2024
Memory arrays, ferroelectric transistors, and methods of reading and writing rel2024
Two-terminal reversibly switchable memory device2023
Transistors, memory cells and semiconductor constructions2023
Devices comprising crystalline materials and related systems2022
Integrated assemblies comprising ferroelectric transistors and non-ferroelectric2022
Memory element with a reactive metal layer2022
Semiconductor structures, memory cells and devices comprising ferroelectric mate2022
Electronic devices with seed and magnetic regions and methods of fabrication2022