Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Oscillation prevention during testing of integrated circuit logic chips

Oscillation prevention during testing of integrated circuit logic chips

US Patent 4553049 · Granted Nov 12, 1985

Estimated economic value: $10,728,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dissecting high speed burr for spinal surgery2014
Surgical instrument for orthopedic surgery2014
Surgical instrument for orthopedic surgery2012
System and method for analyzing and improving business performance2012
Method of automating creation of a clock control distribution network in an inte2011
Dissecting high speed burr for spinal surgery2009
Electronic and optical devices and methods of forming these devices2006
Capacitor having improved electrodes2005
Method for receiver delay detection and latency minimization for a source synchr2005
Digital system having a multiplicity of self-calibrating interfaces2005
System and method for adjusting timing parts2004
Optoelectronic device and method utilizing nanometer-scale particles2002