Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making studs for interconnecting metallization layers at different levels in a semiconductor chip

Method for making studs for interconnecting metallization layers at different levels in a semiconductor chip

US Patent 4541169 · Granted Sep 17, 1985

Estimated economic value: $14,824,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular high frequency integrated circuit structure2002
Modular high frequency integrated circuit structure2001
Polish planarizing using oxidized boron nitride as a polish stop1995
Active resistor trimming by differential annealing1993
Planarization of multi-level interconnected metallization system1984