Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling circuit for redundant word lines in a semiconductor memory array

Enabling circuit for redundant word lines in a semiconductor memory array

US Patent 4538245 · Granted Aug 27, 1985

Estimated economic value: $769,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable electrically erasable and programmable memory2014
Scalable electrically eraseable and programmable memory2012
Non-volatile memory with high reliability2010
Scalable electrically eraseable and programmable memory2009
Dual mode high voltage power supply for providing increased speed in programming2003
Apparatus and method for simplified analog signal record and playback1999
EEPROM array with flash-like core having ECC or a write cache or interruptible l1998
EEPROM array with flash-like core1997
Stress reduction for non-volatile memory cell1995
Core organization and sense amplifier having lubricating current, active clampin1995
Block electrically erasable EEPROM1988
Fault-tolerant memory array1988