Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

N-bit carry select adder circuit having only one full adder per bit

US Patent 4525797 · Granted Jun 25, 1985

Estimated economic value: $3,648,000

Assignee

Inventors

View full patent text on Google Patents →