Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Biased current mirror having minimum switching delay

Biased current mirror having minimum switching delay

US Patent 4525682 · Granted Jun 25, 1985

Estimated economic value: $1,267,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Successive sliding exerciser2006
Method of accessing a repetitively transmitted video program1998
Demodulating a line locked digital color television signal1994
Video white signal compression and peaking1994
System for equalizing phosphor aging in CRT, subject to different aspect ratio d1994
Adaptive scan control having horizontal scan locked clock system1993
Video processor having automatic chrominance control compensation1993
Video processor having reduced capacity luminance delay circuit1993
Variable speed phase locked loop1993
Frequency multiplexed digital video processor1993
Automatic video peaking system1993
Video processor having improved clamping system for color television receivers1993