Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ga/As NOR/NAND gate circuit using enhancement mode FET's

Ga/As NOR/NAND gate circuit using enhancement mode FET's

US Patent 4518871 · Granted May 21, 1985

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermoplastic elastomer composition2013
Vehicle roof structure2007
Hydrogenated modified polymer, process for producing the same and composition co2005
Calcium phosphate porous sintered body and production thereof2002
IC chip test circuit for high frequency integrated circuits1992
Method of making a GaAs JFET with self-aligned p-type gate by outdiffusion of do1991
Method of making a GaAs JFET with self-aligned p-type gate by outdiffusion of do1991
Semiconductor integrated circuit device having an integrally formed bypass capac1988
Gate array integrated circuit using Schottky-barrier FETs1987
Gate array integrated circuit using Schottky-barrier FETs1987
Manufacturing method of Schottky gate FET1986
Manufacturing method of Schottky gate FET1986