Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bit error scattering arrangement to provide fault tolerant semiconductor static memories

Multi-bit error scattering arrangement to provide fault tolerant semiconductor static memories

US Patent 4488298 · Granted Dec 11, 1984

Estimated economic value: $14,284,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thickened aqueous detergent liquid2019
Polymer structured aqueous detergent compositions2017
Memory access system including a memory controller with memory redrive circuitry1995
Error logging memory system for avoiding miscorrection of triple errors1986
Hierarchical memories having two ports at each subordinate memory level1984
Fault alignment control system and circuits1984
Online realignment of memory faults1984
System for updating error map of fault tolerant memory1984
Dynamic replacement of defective memory words1984
Apparatus for high speed fault mapping of large memories1984
Fault alignment exclusion method to prevent realignment of previously paired mem1984
Memory system with selective assignment of spare locations1984