Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double planarization process for multilayer metallization of integrated circuit structures

Double planarization process for multilayer metallization of integrated circuit structures

US Patent 4481070 · Granted Nov 6, 1984

Estimated economic value: $17,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Use of real-time and storable image data stream for generation of an immersive v2025
NVM-ALEFT-ISD-LTSEE2025
Remote direct memory access (RDMA) over converged ethernet with congestion reduc2025
PCI express to PCI express based low latency interconnect scheme for clustering 2025
Advanced low electrostatic field transistor2025
ALEFT-ISD-LTSEE{Advanced Low Electrostatic Field Transistor using Implanted S/D 2025
Patient turner-puller and attachments for improved patient care2025
Congestion elimination in networks2025
Congestion mitigation in networks2025
DMA in PCI express network cluster2024
Patient turner-puller and attachments2024
PCI express network cluster2024