Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacturing MOS integrated circuit with improved method of forming refractory metal silicide areas

Process for manufacturing MOS integrated circuit with improved method of forming refractory metal silicide areas

US Patent 4477310 · Granted Oct 16, 1984

Estimated economic value: $6,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PNA oligomer, use thereof for detecting DNA methylation, and method for detectin2025
Method of forming a shallow and deep trench isolation (SDTI) suitable for silico2001
Method for fabricating semiconductor device1998
Method for repairing a defect generated cell using a laser1997
Method for manufacturing a semiconductor device1995
Method for manufacturing a contact hole of a semiconductor device1994
Method of fabricating a semiconductor device using a tri-layer structure and con1991
High speed double polycide bipolar/CMOS integrated circuit process1990
High speed double polycide bipolar/CMOS integrated circuit process1990
Method for fabricating an isolation region in a semiconductor substrate1989
Fabrication method of bipolar transistor1989
Method of fabricating aLDD field-effect transistor1989