Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for making a heterojunction source-drain insulated gate field-effect transistors utilizing diffusion to form the lattice

Process for making a heterojunction source-drain insulated gate field-effect transistors utilizing diffusion to form the lattice

US Patent 4468851 · Granted Sep 4, 1984

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermally-activated vapor etchant for InP1987
Heterojunction-diode transistor EBS amplifier1983
Heterojunction and Schottky barrier EBS targets1982
Method for depositing heteroepitaxially InP on GaAs semi-insulating substrates1982
Method of liquid phase epitaxial growth1981