Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with switchable upper and lower word lines

Memory array with switchable upper and lower word lines

US Patent 4460984 · Granted Jul 17, 1984

Estimated economic value: $16,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed DRAM local bit line sense amplifier2002
Vertical-gate CMOS compatible lateral bipolar transistor1995
Method of forming a novel vertical-gate CMOS compatible lateral bipolar transist1994
Novel vertical-gate CMOS compatible lateral bipolar transistor1994
Method for controlling interfacial oxide at a polycrystalline/monocrystalline si1993
Memory cell with active device for saturation capacitance discharge prior to wri1990
Read only memory including an isolation network connected between the array of m1987
Word group redundancy scheme1984
Narrow channel length MOS field effect transistor with field protection region f1982