Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making integrated MNOS and CMOS devices in a bulk silicon wafer

Method of making integrated MNOS and CMOS devices in a bulk silicon wafer

US Patent 4454648 · Granted Jun 19, 1984

Estimated economic value: $12,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multimode, multispectral imaging system1999
Neural network elements1996
Silicon substrate multichip assembly1991
Adaptive WSI/MNOS solid state memory system1983
Threshold referenced MNOS sense amplifier1983
Stripped nitride MOS/MNOS process1981
Reconfigurable memory circuit1981
Stripped nitride structure and process therefor1981
Associative interconnection circuit1980