Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate

Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate

US Patent 4441247 · Granted Apr 10, 1984

Estimated economic value: $17,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D semiconductor memory device and structure2025
3D semiconductor memory device and structure2019
Semiconductor memory device and structure2019
Semiconductor memory device and structure2018
Semiconductor device and structure2017
Method of manufacturing a three dimensional integrated circuit by transfer of a 2017
3D semiconductor device having two layers of transistors2017
3D semiconductor device and structure2017
System comprising a semiconductor device and structure2016
3D semiconductor device and structure with back-bias2015
System comprising a semiconductor device and structure2014
Monolithic three-dimensional semiconductor device and structure2014