Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory redundancy apparatus for single chip memories

Memory redundancy apparatus for single chip memories

US Patent 4441170 · Granted Apr 3, 1984

Estimated economic value: $33,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic block used to check instruction buffer configuration2008
Secure program execution depending on predictable error correction2008
Methods of microprocessor instruction result obfuscation2007
Logic block used to check instruction buffer configuration2004
Execution of instructions using op code lengths longer than standard op code len2004
Microprocessor instruction result obfuscation2003
Secure program execution using instruction buffer interdependencies2003
Microprocessor in which logic changes during execution2003
Waveshaper for false edge rejection of an input signal2002
Secure execution of program instructions provided by network interactions with p2001
Light sensing device1998
Gradual on output buffer circuit including a reverse turn-off apparatus1995