Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication process for a shallow emitter/base transistor using same polycrystalline layer

Fabrication process for a shallow emitter/base transistor using same polycrystalline layer

US Patent 4437897 · Granted Mar 20, 1984

Estimated economic value: $18,183,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Isolation for high density integrated circuits1987
Method of manufacturing a minimum bird's beak recessed oxide isolation structure1985
Isolation for high density integrated circuits1984
Isolation for high density integrated circuits1984
Method of producing shallow, narrow base bipolar transistor structures via dual 1984
Method of forming wide, deep dielectric filled isolation trenches in the surface1983
Prevention of low pressure chemical vapor deposition silicon dioxide undercuttin1981
Low pressure chemical vapor deposition of silicon dioxide with oxygen enhancemen1980