Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip topography for MOS packet network interface circuit

Chip topography for MOS packet network interface circuit

US Patent 4433378 · Granted Feb 21, 1984

Estimated economic value: $1,649,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for storing each of streams of data bits corresponding from a separator t1999
Method and arrangement for shutting off a receive channel in a data communicatio1998
Bit rate doubler for serial data transmission or storage1998
DMA controller arrangement having plurality of DMA controllers and buffer pool h1998
Apparatus for controlling FIFO buffer data transfer by monitoring bus status and1998
DMA controller having multiple channels and buffer pool having plurality of buff1998
FIFO based receive packet throttle for receiving long strings of short data pack1998
Apparatus for recovering data and clock information from an encoded serial data 1995
Timing calibrate and track control circuit1993
Method and apparatus for storing digital data in off-specification dynamic rando1991
Switched memory module1989