Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Connection array for interconnecting hermetic chip carriers to printed circuit boards using plated-up pillars

Connection array for interconnecting hermetic chip carriers to printed circuit boards using plated-up pillars

US Patent 4423467 · Granted Dec 27, 1983

Estimated economic value: $5,434,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hermetic organic/inorganic interconnection substrate for hybrid circuit manufact1992
Hermetic organic/inorganic interconnection substrate for hybrid circuit manufact1991
Method of fabricating multi-layer board1991
Ceramic/organic multilayer interconnection board1988
Method for assembling a multiconductor flat cable1985
Multiconductor flat cable1985
Fiber optic cable1985
Method of etching a surface of a body1981
High temperature-resistant conductive adhesive and method employing same1980