{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of fabricating high density electronic circuits having very narrow conductors", "item": "https://www.patentleaderboard.com/patent/4417393"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating high density electronic circuits having very narrow conductors

Method of fabricating high density electronic circuits having very narrow conductors

US Patent 4417393 · Granted Nov 29, 1983

Estimated economic value: $7,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for driving light emitting diodes2016
Rules for efficient light sources using phosphor converted LEDs2011
LED illumination device with layered phosphor pattern2010
Method and apparatus for LED panel lamp systems2009
Etchant, method of etching, laminate formed thereby, and device2009
LED illumination device with layered phosphor pattern2008
Flexible interconnect structures for electrical devices and light sources incorp2007
Light emitting diode apparatuses with heat pipes for thermal management2006
Electronic devices and methods for making same using nanotube regions to assist 2005
High power LED power pack for spot module illumination2004
Structure for protecting air bridges on semiconductor chips from damage1998
Structure for protecting air bridges on semiconductor chips from damage1996